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ABSTRACT
An efficient and precise stimulus light delivery and signal readout system
is the crucial component in studying optogenetics in a living animal model.
In this study, a lightweight, low-cost stimulus/readout system is proposed,
designed, fabricated, and tested for optogenetics study of neural activities.
The system comprises a photodiode amplifier, LED driver, embedded con-
trol system, and desktop control software. The low-noise, precision photo-
diode amplifier is designed to read the weak photo-current signal associated
with neural activities and convert it to proper voltage for signal analysis. The
LED driver generates low noise, stable, and constant current flow to drive
the stimulus LED light source. The embedded control system is the central
control unit that generates the control signals for ADC sampling, pulsing the
stimulus LED light. Moreover, it handles all the communications with the
desktop control software for command/data exchange. The desktop control
software is a graphical user interface that interacts with the experimenter
and communicates to the embedded control system.
The system includes circuit design and simulation, firmware development
for embedded system, 4-layer PCB layout, and a Windows desktop software
development using C++ under QT framework. These components will be
discussed in detail. The system is integrated and tested in vitro. The result
shows that the system is functioning as proposed.
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CHAPTER 1
INTRODUCTION
1.1 Optogenetics in General
The mammalian brain, comprising billions of neurons in a circuit, is one of
the most complex objects within the scope of human knowledge. Facilitated
by electrical stimulation/recording, exploration of the brain neuronal circuit
complexity has made much progress [1-3]. However, the physical limitations
of the electrode have hindered exploration of relationship between neural ac-
tivity, behavior, and affective states.
Optogenetics, introduced as “combination of genetic and optical methods
to achieve gain or loss of function of well-defined events in specific cells of
living tissue”[4], has opened the door to linking behaviorally relevant func-
tions to specific types of neurons or neuronal structures.
Typically, there are two methods in optogenetics. One observes neuronal
activity by means of genetically encoded fluorescent reporters, while the other
controls neuronal activity by genetically encoded light-driven actuator pro-
teins.
The first method takes advantage of fluorescent proteins (FPs) which can
be embedded inside of selected neurons as a fluorescent indicator to monitor
neuron activities. A variety of FPs have been explored to sense chemicals or
environment changes [5-6]. For example, a change of neuronal activity from
inertial to active is accompanied by absorbing calcium ions into the neuron
channel. The calcium ion FP, GCaMP6, can be genetically expressed in se-
lected neurons. Calcium ion concentration can be used as an indicator of
neuron activity. When blue light shines on the neuron, an increase of green
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fluorescent light strength can be observed. By monitoring the fluorescent
light, particular neurons can be linked to behavioral expression.
The other approach is the neuron activity control, which is achieved by em-
ploying microbial rhodopsins (light-gated actuators) to excite or inhibit neu-
rons residing deep in the brain. Those light-gated actuators are membrane-
embedded photo-pigments, which act as light-sensitive valves to allow or stop
ions flowing in/out of neurons. Channelrhodopsins, cloned from Chlamy-
domonas reinhardtii, a unicellar algae from fresh water ponds, are widely
used to activate neurons by means of promoting positive ion conduction
when excited with blue light (450-500nm)[7], while proteins like archaer-
hodopsins, from Natronomonas pharaonis, a bacteria from Egyptian salt
lakes, are widely used to silence neurons by means of pumping negative ions
through neuron trans-membranes into the cells when shining yellow light [8-
9]. The process, as illustrated in figure 1.1, involves genetic engineering to
embed proteins in the transmembrane. First the DNA is taken from the al-
gae, then transferred into a virus that is injected into a mouse brain to infect
neurons to deliver the gene. Finally, the protein is expressed inside of the
trans-membrane to act as a light-controlled gate.
1.2 Motivation
One of challenges that optogenetics faces is to build a light weight, robust,
and low-cost light delivery and readout system which can be mounted on the
skull of a free-moving mouse. Very thin optical fiber (<200 µm) has been
successfully applied to deliver laser light to the deep region of the mouse
brain for stimulation [10]. The key advantages of such optical fiber stimulus
system include delivery of strong power laser light, very low beam divergence,
and narrow spectral bandwidth. However, the drawbacks are also apparent.
First, while such a system is commercially available, the cost is fairly high.
Additionally, lasers can be brittle and need a long warm-up period before
fully functioning.
The readout system, integrated with the light source delivery system, takes
advantage of optical fiber as well. The fluorescent light can be guided to a
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Figure 1.1: Mechanism illustration of optogenetics
photo-detector and signal processing electronics (figure 1.2(a), figure 1.2 (b),
or in more advanced systems to a CMOS camera for imaging (figure 1.2(c),
figure 1.2(d)) [11]. The major disadvantages of such systems are: 1) bulki-
ness which makes it hard to mount, 2) high cost, typically the camera itself
could cost a lot, and 3) fragility, the animal may scratch the camera off due
to discomfort raised from the mounting and implantation[11].
Here we propose a novel stimulus/readout system to overcome the draw-
backs listed above for an optical fiber based stimulus/readout system. The
new system possesses advantages such as light weight, low cost, and high
precision. The new system employs a micro-LED as a light source and a
micro-photodetector as its fluorescent light reader. Both LEDs (blue and
yellow) and photodetector are micro-fabricated onto a very thin polyimide
needle tip (1mm wide). The blue LED is used to excite the neuron activity
while the yellow LED is used to silence the neuron. The photodetector is
used to capture the green fluorescent light emitted from the Ca2+ indicator
(GCaMP6) and convert it into photocurrent which is subsequently converted
into voltage through a photodiode amplifier. The new system requires no
3
Figure 1.2: Illustration of optical-neural interfaces for light delivery and
readout system: (a) The fiber optic neural interface, (b) The optical fiber
device, (c) Head-mounted two-photon microscopy, (d) Lightweight
one-photon endoscopic microscopy system. (Modified with permission from
[11])
optical fiber at all for light delivery. Thus, it can be made significantly less
bulky.
1.3 Outline
In Chapter 2, the system overview is presented. The functionality and inte-
gration of the stimulus/recording system are discussed in detail. Four func-
tion modules—photo-diode amplifier, LED driver, embedded controlling sys-
tem, and desktop control software—and their interactions are outlined.
4
Chapter 3 discusses the detailed design of the LED driver and photodiode
amplifier for stimulus signal generation and photodiode sensor signal pro-
cessing. The circuit design and simulation, PCB design and layout, bill of
material generation, and module integration are presented.
Chapter 4 presents the design of the embedded control system, including
the circuit design, firmware design, PCB layout and signal integrity consid-
eration, communication protocol design, and bill of materials generation.
Chapter 5 discusses the desktop control software implementation using
Qt/C++. The software turns LEDs on and off, and records photodiode sen-
sor readings. It also plots the reading on-screen in real time.
Chapter 6 offers a conclusion regarding the system design and implemen-
tation and future improvements to the system.
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CHAPTER 2
STIMULUS/RECORDING SYSTEM
OVERVIEW
2.1 Introduction
The system is designed to provide stimulus light signal to excite neuron cells,
to read back the cell activation signal, and to record the signal for future
analysis. In this design, a blue light is used to excite the gene-modified
neuron cells, while a yellow light is employed to silence them. The excitation
of the cell is revealed by the florescence protein (FP) which is trans-gened to
the cell. Thus the florescence light strength can be used as the indicator for
the level of neuron cell activation. In light of that, the stimulus/recording
system serves to provide accurate stimulus light signal in a controlled manner,
and further to read out the FP signal for processing.
Figure 2.1: Diagram of stimulus/recording system
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The stimulus/recording system proposed in this work comprises four func-
tion blocks: the photodiode amplifier, LED driver, embedded control system,
and desktop control software. As we can see from figure 2.1, the florescence
light source resides inside of the mouse brain. Hence, a huge amount of bi-
ological noise would be added to the photodiode sensor which is in contact
with the mouse brain tissue. As a result, the photodiode amplifier which is
doing sensor signal amplification and filtering needs to be placed as close to
the sensor tip as possible to be able to avoid any additional wire noise.
The LED driver, on the other hand, aims to produce stable current flow
feeding to the stimulus LED lights which reside close to the photo-diode sen-
sor, regardless of whether there is voltage fluctuation on the LEDs or not.
The embedded control system, an embedded electronic system, mainly
performs three functions:
1. Controlling when the LED driver supplies current to LEDs and timing
how long the current is being fed.
2. Digitizing analog signal from photodiode amplifier and sending out to
desktop software.
3. Guaranteeing smooth exchange of control and data packets between
embedded system and desktop PC.
Finally, the desktop control software is the terminal that interacts with
the experimenter who monitors the income data from the mouse brain and
sends control commands out to the embedded control system.
2.2 Photodiode Amplifier
A photodiode amplifier is a current-to-voltage converter that converts a small
current into a measurable voltage. In this study, the current source is the
photodiode sensor that absorbs the background LED light and the FP light
associated with neuron activity and simultaneously converts them into cur-
rent that falls in the range of 50-200 nA. The photodiode amplifier receives
a nanoampere current and then converts it into a voltage that is measurable
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to an analog-to-digital converter (ADC), while rejecting high frequency noise.
The amplifier is designed to attach to the implantable photodiode sensor
tip and micro-LEDs, and will be glued upon the skull of a living and free-
moving small mouse. Therefore, the circuit board has to be designed small,
literally smaller than 1×1 cm2 square, and lightweight. In addition, only a
single side of the board is available for placement of the electronic compo-
nents, because the other side has been reserved for attaching the implantable
sensor tip. As a result, the resource left for designing the photo-diode am-
plifier is fairly limited.
2.3 LED Driver
The LED driver is basically a current sink/source which supplies a constant
current flow to the LEDs, independent of load impedance. This is important
to the photo-diode amplifier in that the LED light acts as a stimulus and
will be mixed into the output signal of the photodiode amplifier. As a result,
the LED light has to be counted as a background signal which has to be ex-
tremely stable because any variation in the LED light would be adding noise
to the real neuron activity signal output. Thus, the primary consideration
for the design is the stability and robustness of the supply current generated
by the LED driver.
In addition, an analog functional block will be co-designed with the digital
controller. The digital signal coupling has to be taken into consideration for
the LED driver design/layout. Another noise source that is non-trivial is
the long soft wire connecting the LED driver and the photodiode board. As
mentioned above, the mouse under test is living and free-moving. With this
in mind, the current supply block is either on-site or off-site but connects
with a long soft wire to grant freedom of movement to the mouse. The
first option would not be a choice due to the limited resource mentioned in
photodiode amplifier section. Consequently, the second option is chosen to
take care of wire noise added to the output signal. More design detailed will
be discussed in Chapter 3.
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2.4 Embedded Control System
The embedded control system is the central control block that pulses the
stimulus signal, digitizes the analog signal, and interfaces with the desktop
control software. The stimulus signal needs to be pulsed because of the heat-
ing effect of the LEDs which are implanted into the mouse brain. Although
only 2 mA current flows through the LED, the heating effect on brain tissue
cannot be ignored. With that in mind, a pulsing current supply is needed to
allow heat dissipation in the tissue. The control system will precisely control
the frequency of the pulsed current to limit any effect on the mouse.
Together with pulsing the stimulus signal generation, digitizing the analog
signal from photodiode amplifier and communicating with the desktop con-
trol software are the other two functions associated with the control system.
There is a 16-bit ADC chip with sampling rate up to 250KSPS employed on
board. The control system will precisely time the ADC sampling in order
to synchronize the pulsed stimulus signal. Once the signal is digitized, the
control system will form a communication data packet and send it to the
desktop control software over a well-defined communication protocol. The
design details will be discussed further in Chapter 4
2.5 Desktop Control Software
The desktop control software is a graphical user interface interacting directly
with the experimenter, who has full control over the whole stimulus/recording
system via the GUI software. The software allows the experimenter to control
the hardware just by clicking some buttons and inputting some parameters.
The data is recorded by the software once the data packet comes in. In
addition, the data is plotted in real time for monitoring. More design details
will be discussed in Chapter 5.
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CHAPTER 3
PHOTO-DIODE AMPLIFIER AND LED
DRIVER DESIGN
3.1 Introduction
The photo-diode amplifier plays an important role in data readout. It is
an analog block which conducts preliminary signal amplification and noise
suppression for the whole stimulus/readout system. There are two types
of designs: the preamplifier design (figure 3.1(a)) and the transimpedance
amplifier design (figure 3.1(b)).
(a) (b)
Figure 3.1: Schematic of two basic designs of photodiode amplifier: (a)
Transimpedance design (b) Preamplifier design
The preamplifier design employs a resistor Rs to convert the photocurrent
into pre-voltage simply based on Ohm’s law. Then the photodiode ampli-
fier acts as a normal amplifier amplifying the pre-voltage into the voltage
desired. The biggest advantage of this design is that the impedance of the
photodiode, usually in the range of tens of megaohms, becomes irrelevant.
Although larger Rs would give a bigger amplification, it increases the voltage
noise as well.
The transimpedance amplifier, on the other hand, will not need Rs for pre-
voltage generation. However it will count the photodiode parasitic impedance
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into the amplification, which makes the design complicated for gain and fre-
quency response estimation.
The noise sources for both designs are different. The voltage noise would
be dominant in the preamplifier design, while the current noise is dominant
in transimpedance design. The following equations accounts for the total
current noise and voltage noise for trans-impedance design and pre-amplifier
design, respectively.
itotal =
√
i2N + (
4kT
RF
)2 + (
eN
RF
)2 +
(eN2piCINB)2
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The first term comes from the OpAmp input noise, while the second and
third are from the Johnson noise from the feedback resistor, and the fourth
term is from the OpAmp input voltage noise converting to current through
the feedback resistor.
etotal =
√
e2N + (iNRs)
2 + 4kBT (RS +
R1R2
R1 +R2
)
The first term accounts for the OpAmp input noise. The second and third
terms come from the input resistor and feedback resistors.
3.2 Theory, Design, and Simulation
3.2.1 Photodiode amplifier
The input of the photodiode amplifier is current generated with a photodiode
sensor that absorbs the background LED light and the FP light associated
with neuron activity. The amplifier receives a nanoampere range current and
then converts it into a voltage that is measurable to ADC, while rejecting
high-frequency noise. Noise reduction is one of the crucial points in designing
the circuit. In view of that, three solutions have been taken: i) choosing low
noise OpAmp, ii) signal processing locally, and iii) choosing a circuit topol-
ogy to mitigate current/voltage input noise.
For OpAmp selection, the AD795 OpAmp from Analog Devices is chosen
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for its features such as low noise, precision, low offset drift, and FET input.
The specifications of the AD795 OpAmp are listed in table 3.1.
Table 3.1: Specification of AD795 OpAmp
Parameter Condition Max Value Unit
Input Offset Voltage 500 µV
Input Current Noise f = 1kHz 0.6 fA p-p
Input Voltage Noise f= 1KHz 17 nV/
√
Hz
Open Loop Gain RL > 10 kΩ 120 dB
Frequency Response unity gain 1.6 MHz
To shorten the signal path routing from photodiode to amplifier, the im-
plantable photodiode sensor tip and micro-LEDs are attached to the am-
plifier PCB board for the purpose of mitigating noise input during signal
transmission. That is to say, the small current collected with the photodiode
tip could directly feed the amplifier to avoid any trace noise getting ampli-
fied and mixed with the real signal. However this imposes challenges to the
power supply of the amplifier, which is standalone and will be attached to
the animal model. Nevertheless, this issue can be alleviated by powering the
amplifier externally through a thin soft wire.
The preamplifier circuit topology is chosen for the reason mentioned in
the section 3.1. Figure 3.2 presents the schematic of the amplifier circuit
design. One important metric in selecting design topology is the low noise
consideration. To achieve low noise, the value of R1 needs to be kept to
a minimum, preferably in the range of tens of kilohms. Due to the RC
filter design, R1 cannot be decreased without a limit. If R1 is chosen too
small, then a relatively large C1 needs to be selected, which makes the design
impractical.
The small signal model is presented in figure 3.3. The transfer function is
derived on top of the small signal model shown below.
Vout
Ip
= R0(1 +
R1/R2
1 + jωR1C1
) (3.1)
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Figure 3.2: Schematic design of the photodiode amplifier
Figure 3.3: Small signal model of the photodiode amplifier
With R1/R2 >> 1, the transfer function can be simplified to be
Vout
Ip
=
R0R1/R2
1 + jωR1C1
(3.2)
By selecting proper R0, R1, and R2, we can set the amplifier DC gain. By
selecting appropriate R1 and C1, a desired 3dB cutoff bandwidth can be
set. The PSPICE simulation is conducted with Cadence Capture software.
Figure 3.4 shows the simulation setup schematic. The photodiode sensor
was replaced with a current source. The circuit AC analysis conducted with
various feedback capacitors is shown in figure 3.5(a) with 100nA AC current
input and frequency ranging from 1Hz to 100kHz. As seen, as the feedback
capacitor increases from 1nF to 100nF, the 3dB cutoff frequency decreases
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Figure 3.4: Simulation setup schematic
from 10kHz to 100Hz.
Based on measured photo current, the 3dB cutoff frequency of the amplifier
is set at 500Hz by selecting R1 = 10kΩ and C1 to be 30nF. To guarantee an
adequate signal-to-noise ratio, the gain of 0.01V/nA is selected, which results
in R2 = 1kΩ and R0 = 1MΩ. Figure 3.5(b) presents the transient analysis
of the amplifier. The input signal was a sine current with 100nA magnitude
and 10Hz frequency. As seen in the figure, the output signal is well matched
with the design calculation.
3.2.2 LED driver
The LED driver is designed to deliver a constant current to the blue and
yellow LEDs. The stabilization of the LED current flow is the primary con-
sideration. The function of the blue LED is to provide light excitation to
the FP. Obviously, the micro photodetector captures not only the fluores-
cent light, but also the background light from the blue LED. Both lights are
superposed to form the final output. Therefore, a stable background light is
critical for detection of the neuronal activities.
Figure 3.6 shows the LED driver circuit topology design. R1 and R2 are
voltage dividers which set the input bias voltage to the OpAmp. Q1 is a pnp
BJT that reinforces the OpAmp open loop gain in order to make the voltage
(Vout) at the node between R3 and Q1 deviate minimally from the OpAmp
14
(a)
(b)
Figure 3.5: Simulation result: (a) AC analysis with various feedback
capacitors, (b) Transient analysis with 0.03µC feedback capacitor
input voltage (Vin). Once Vin is set, the relation between Vout and Vin is
Vout
Vin
=
Aopamp(β + 1)
1 + Aopamp(β + 1)
(3.3)
The current flow through the LED is
Iled =
V cc− Vout
R3
β
β + 1
≈ V cc− Vout
R3
(3.4)
where β is the BJT application factor.
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Figure 3.6: Schematic design of the LED driver
3.3 PCB Layout
The PCB layouts for both the photo-diode amplifier and the LED driver were
created with Cadence Allegro PCB Editor. As discussed in the previous sec-
tion, the PCB board has a size limit imposed by being attached to the head
of a free-moving animal model. In addition, one side of the board is reserved
for assembly of the photodiode sensor to reduce trace noise. As a result, the
space left to accommodate all the electronic components for the photodiode
amplifier and the connection headers is fairly limited. A four-layer PCB lay-
out is employed to save the space and to ease the routing.
(a) (b)
Figure 3.7: Photodiode amplifier: (a) Top view of PCB layout, (b) Board
after fabrication and assembly
Figure 3.7(a) presents the top view of the layout and figure 3.7(b) shows
the actual circuit board after fabrication and assembly. The amplifier is
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powered by ±15V for the purpose of having maximum signal swing. The
signal-to-noise ratio (SNR) is
SNRdB = 10 log
Psignal
Pnoise
= 20 log
Asignal
Anoise
where Asignal denotes the signal amplitude in volts and Anoise denotes the
noise amplitude. With increased signal amplitude, the SNR can be signifi-
cantly improved.
As noticed in the layout, the OpAmp input pin for the photo-diode was
shielded by a ground trap for signal integrity. This is necessary because the
input pin is able to receive extremely small current. The ground trap protects
the sensitive input pin from electrostatic hazards during measurements.
Figure 3.8(a) presents the top view of the LED driver layout and figure
3.8(b) shows the circuit board after fabrication and assembly. There are two
drivers for two LED lines: blue LED and yellow LED. A potential meter is
used to adjust the driving current in run time. A micro-header is placed in
the board to connect the LED driver and the photodiode amplifier.
3.4 Conclusion
In this chapter, the designs of the photodiode amplifier and the LED driver
have been discussed. The amplifier is designed to attach to the implantable
photodiode sensor and micro-LEDs. The preamp circuit topology has been
chosen for the photodiode amplifier circuit. The PSPICE simulation was con-
ducted to verify that the design meets the project specifications. Both the
photodiode amplifier and the LED driver have been fabricated and assem-
bled. Both circuits have been integrated and tested with the other functional
modules of the stimulus/recording system. The testing will be discussed in
the following chapters.
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(a)
(b)
Figure 3.8: LED driver: (a) Top view of PCB layout, (b) Board after
fabrication and assembly
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CHAPTER 4
EMBEDDED CONTROL SYSTEM DESIGN
4.1 Introduction
An embedded system is a computer system that controls the system in a
predefined way and manages the resources to make the system run more
stably and efficiently. The embedded control system in this study includes
circuit design, firmware development, and system PCB layout. The system
performs the following functions:
• Controls the stimulus pulse in a way that minimizes the heating effect
of the stimulus micro-LEDs.
• Controls the ADC to sample the photodiode amplifier signal.
• Sends the digitized signal to the desktop control software.
• Monitors the status of the LED driver and the photodiode amplifier
Firmware is a piece of software that runs in the embedded system. In this
embedded control system, the firmware is divided into 4 layers to coordinate
the hardware resources and manage the communication protocol. Each layer
wraps certain functions and links the layers above and below via the ports it
provides to form an operating-system like structure.
Figure 4.1 presents the block diagram of the whole system. The CPU
block does signal processing and communicates with desktop software. A
MSP430F1611 MCU is selected for the central control unit owing to its low
power consumption. The analog voltage is generated from the photodiode
amplifier. A 16bit, 250ksps ADC chip from Texas Instruments is selected
to convert the analog signal to digital. The ADC block includes a reference
generation portion and a signal conversion porting. The CPU reads the ADC
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Figure 4.1: Overview diagram of the embedded control system
data register at a predefined frequency via a SPI interface and sends the re-
sult to the desktop control software for data logging.
4.2 Circuit Design
The embedded control system comprises five functional blocks: the central
control block, the USB communication block, the ADC block, the LED driv-
ing block, and the power management block (figure 4.2). The control block is
equipped with the CPU, MSP430F1611, running at 8MHz clock, the JTAG
programmer, and the clock generation circuit for the system clock and timer
clock. The control block basically generates all kinds of control signals that
other blocks need, stores the data received, and transfers the data out. The
ADC block is responsible for the analog signal digitization. The LED driving
block modulates the stimulus at a variety of frequencies and duty cycles. The
power management block generates various supply voltages from the single
15V power source for the control block, the ADC reference voltage generation
block, and the LED driving block.
4.2.1 Control and USB block
A 16bit microprocessor from Texas Instruments is chosen for the main con-
trol unit. The processor has the following advantages that can benefit this
application:
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Figure 4.2: Function Diagram of the control system
• Ultralow power consumption
• Fast wakeup time (6µs)
• Two 16bit timers with three capture/compare channels
• Two asynchronous UARTs and Synchronous SPI communication inter-
faces
• Low supply-voltage range: 1.8V-3.6V
Two external clock sources are employed: 1) 8MHz system clock and 2)
65KHz timer clock. Firmware programming uses the JTAG programming
interface. A Silicon Labs serial-to-USB chip (CP2104) is chosen to take care
the USB communication. The chip driver with Windows platform is provided
by Silicon Labs.
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4.2.2 ADC block
The ADC block converts the analog output of the photodiode amplifier into
a digital stream. A 16bit ADC converter with conversion rate of 250ksps is
chosen for the application. Table 4.1 summarizes the features of the ADC
chip.
Table 4.1: Specification of ADS8339 ADC chip
Features Unit
Resolution 16 bit
Sample Rate 250 kHz
SNR 93.6 dB
THD 106 dB
INL ±2.0 LSB
DNL ±1.0 LSB
Interface SPI
The conversion is controlled with the microprocessor and the data trans-
mission interface uses the on-chip SPI. One of the challenges in designing
this block is the reference voltage generation circuit, which is diagrammed
figure 4.3. The driving circuit generates a stable 4.5V reference voltage for
use by the ADC. The precise and low noise reference voltage is generated by
the REF5045 chip. OpAmp1 and OpAmp2 are used to compensate for the
voltage drafting and to reduce the output impedance for driving a high ca-
pacitive load. The output noise of the reference is controlled with a low-pass
filter with 16Hz cutoff frequency.
4.2.3 LED Driving Block
The LED driver circuit, which has been discussed in chapter 3, is integrated
in the control system. Due to the heating effect of the LEDs, the LED on-
state needs to be pulse-modulated for heat dissipation in the tissue. The
pulse modulation signal is generated via the timer of the microprocessor.
The modulation signal is a square wave with adjustable frequency and duty
cycle. The duty cycle of the modulation wave determines how long the LED
stays on. Thus, the greater the duty cycle, the worse the heat dissipation.
The safe range of the duty cycle would be below 40%. However, reducing
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Figure 4.3: Circuit diagram of ADC reference voltage generation
the duty cycle can affect the time reserved for ADC conversion because when
the LED is powered on, after a 1ms stabilization period, the ADC starts to
sample and transmit the converted data out. The time window for the ADC
to finish all the procedures determines the minimum duty cycle of the modu-
lation signal which should have a duty cycle higher than 20% for a frequency
of 80Hz.
Figure 4.4: Circuit diagram of LED driver signal pulsing
Figure 4.4 presents the circuit diagram for the LED driver modulation
circuit. The output of the LED driver is a current which flows into the -15V
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power source. Due to the mismatch between the power supply (±15V) and
the modulation signal (0-3.6V), it is non-trivial to insert a transistor, either
NMOS or PMOS, acting as a controlled switch. In order to modulate the
LED stimulus (0V to -15V) with the modulation signal (0-3.6V), an opto-
relay is employed to bridge the voltage mismatch. The opto-relay circuit is
shown in figure 4.5. As seen in the figure, a light-sensitive CMOS switch
is fabricated closely to a control LED. Once the LED turns on, the gate of
the switch is illuminated by the LED and accumulates charges to raise the
gate voltage. Once the gate voltage passes the threshold, the load channel
is switched on. The control line and the load channel are independent of
each other physically. As a result, the control line can use a regular input
to control some abnormal loads. For this reason, this type of the relay is a
great fit to this design.
Figure 4.5: Circuit diagram of the opto-relay
Coming back to the pulse modulation circuit of the LED driver, the control
line can be connected to a regular MOSFET switch. The transistor can work
with the microprocessor GPIO pin to switch on/off the control LED in the
opto-relay, or alternatively, to modulate the LED stimulus signal.
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4.3 Firmware Design
Firmware is a type of software that runs in microprocessor or micro-controller.
In this design, the firmware is programmed with a JTAG port associated with
MSP430F1611 microprocessor. The firmware is implemented into several cas-
caded layers for the idea of modular design to enhance the software efficiency
and readability.
Figure 4.6: Layer structure of the firmware
Figure 4.6 shows the layer structure of the firmware. The whole firmware
is divided into four layers: the hardware layer, driver layer, protocol layer,
and application layer. Each layer wraps several routines and provides ports
to the layers above and below. The hardware layer abstracts the hardware.
In other words, it emulates all the hardware ports and registers in a header
file. In addition, the layer packs the register level initialization which can be
called by other layers. The driver layer wraps up the hardware operation and
serves the protocol layer and the application layer. This layer includes the
software driver for the regular timer, SPI, UART, watchdog timer, and GPIO.
The protocol layer abstracts the communication between the firmware and
the desktop control software. It guides the received ADC data to form a data
packet in terms of the protocol defined, and pushes the data packet to USB
block for transmission. Moreover, this layer monitors the communication
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process as well and initiates reconnection or retransmission when communi-
cation goes wrong. The application layer is the “main.c” file that handles
top level management of all other layers.
Figure 4.7: Logic diagram of the firmware
Figure 4.7 shows the logic design of the whole firmware. Once the board
is powered on, the firmware will first have the hardware ready and set up
the communication link by doing necessary initializations to the hardware.
Then, the firmware will check if there is packet coming in. If no packet is
coming in, the firmware will put the whole system in ready state and put it
in sleep for power saving. If there is a packet coming in, the firmware will
first check if there is a frame start; a frame start means this is a good packet
and the firmware will proceed further. Otherwise, the firmware will send out
a communication message to inform the sender that the packet processing
26
was not successful.
The following byte in the packet is the mode detection byte. Five modes are
supported by the firmware: command mode, frequency set mode, yellow LED
control mode, blue LED control mode, and system reset. Their functions are
listed in table 4.2. According to the mode received, the firmware will act
in terms of the mode defined. Once the action is completed, the firmware
will send out a success message to acknowledge to the sender the command
was carried out successfully. If there is an error, the firmware sends an error
message to the sender for further action.
Table 4.2: List of Modes Implemented in the Firmware
Mode Code Description
Command mode 0x01 Turning on/off ADC
Frequency mode 0x02 Setting pulsing frequency & duty cycle
Yellow LED control 0x03 Turning on/off yellow LED
Blue LED control 0x04 Turning on/off blue LED
System reset 0x05 reset the whole system
Once the firmware enters the command mode, it will read the next byte
and check if it is 0x01, 0x02, or none of above (see figure 4.8). The firmware
will start/stop ADC sampling based on the command, sending out success
message once the action is finished, or sending out an error message if com-
mand code is not supported.
In the frequency mode, the firmware will evaluate the next byte to see
if the frequency value and the duty cycle are supported. If they are valid
values, the firmware will set the frequency and duty cycle for the modulation
signal. Then, a success message will be sent for acknowledgment. Or in the
case of an error, an error message will be sent to the sender for further action.
Similar to the command mode, the LED control mode flow diagram is
shown in figure 4.10. The firmware grants the experimenter full control over
the stimulus LEDs. The experimenter is able to turn on/off individual yellow
or blue LEDs for the LED functioning check. Once the firmware enters LED
control mode, it will evaluate the next byte to see if it is 0x01, 0x02, or none
of above. The firmware will then carry out the command accordingly. Last,
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Figure 4.8: Logic flow diagram of command mode
a success or error message will be sent for acknowledgment.
4.4 PCB Layout
With the schematic design of the embedded control system, the PCB layout
has been completed with Cadence Allegro PCB Editor. The whole design is
laid out on a four-layered PCB board with size of 4×2 inch. For the consid-
eration of signal integrity, several actions have been taken during the layout:
1) the power plane and ground plane are intentionally separated for digital
and analog blocks, and 2) a total of 97 electronic and mechanical components
are placed on both top and bottom layers.
Figure 4.11(a) presents the top view of the layout and 4.11(b) shows the
board after fabrication and assembly. As seen from the figure, the ADC part,
which is the noise-sensitive part, is given particular attention on the board.
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Figure 4.9: Logic flow diagram of frequency mode
As seen, the ADC block is isolated from the digital surroundings to avoid
signal crosstalk.
4.5 Conclusion
In conclusion, design and implementation of the embedded control system
are discussed in this chapter. Five circuit blocks have been successfully im-
plemented in the system. A low power, 16bit TI microprocessor has been
chosen for the control unit. The USB communication block was implemented
with a serial-to-USB converter chip from Silicon Labs. A 16bit ADC chip
with maximum sampling rate of 250ksps is selected for digitizing the analog
output of the photodiode amplifier. The reference voltage generation cir-
cuit employs a precise low-noise reference voltage generation chip REF5045
and two OpAmps for mitigating voltage drift and avoiding interference. The
modulation signal generation circuit is implemented with an opto-relay and
29
Figure 4.10: Logic flow diagram of LED control mode
a regular NMOS switch to bridge the mismatch between LED driving line
and modulation signal generation line.
The firmware is designed based on the layer abstraction methodology. Four
layers are implemented in the firmware: the hardware layer, driver layer,
protocol layer, and application layer. Each layer wraps up functions and
provides ports to the layers above and below. The firmware is programmed
in the internal flash of the microprocessor with a JTAG programing interface.
A four-layer PCB layout is carried out with Cadence Allegro software.
A total of 97 components including resistor, capacitor, IC chips, headers,
buttons etc., are placed on the top and bottom of the PCB board. Full-board
testing is also conducted to verify the board is functioning as specified.
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(a)
(b)
Figure 4.11: Embedded control system: (a) Top view of PCB layout, (b)
PCB board after fabrication and assembly
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CHAPTER 5
DESKTOP CONTROL SOFTWARE
5.1 Introduction
The desktop control software is a graphic user interface (GUI). The experi-
menter controls the whole stimulus/recording system via the GUI software,
which is equipped with buttons, tabs, and plotting window allowing experi-
menter to send command to the hardware and monitor the hardware working
status.
The software, developed using C++ in the QT framework which is similar
to Visual Studio, is made fully distributable on the Windows 7/10 operating
system. QT is a cross-platform application framework which has been widely
used to develop various applications running on desktops, mobile devices, and
embedded systems. It employs the signal-slot mechanism to handle events
and has a powerful API that can speed up the process of prototyping. In
addition, it has a user-friendly IDE, Qt Creator, which makes the GUI in-
terface development very efficient.
The control software is the front end of the stimulus/recording system,
while the embedded control system lies in the back end. The desktop con-
trol software forms command/data communication packets in terms of the
requests from the user and sends them to the back end for processing. Mean-
while, it monitors the hardware working status as well. The software is crucial
to the smooth running of the whole system.
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Figure 5.1: Logic flow diagram of desktop software
5.2 Design
Figure 5.1 shows the software logic flow chart. Once the software starts up,
it stays disconnected and waits for the user to manually connect to the hard-
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ware. The connection is via a virtual serial port on the desktop operating
system. The software asks the user to input the information such as baud
rate, the port number, and the number of bits of each transmission. Then
it will scan the hardware ports and connect to the one it finds. Following
that, the user has to set up the frequency and duty cycle for the stimulus
signal before initializing the modulation signal for stimulus. As soon as the
frequency and duty cycle parameters have been successfully written into the
embedded control hardware, the user needs to check the yellow and blue
LEDs function by clicking the LED on/off button. After the entire process
is completed, the user will be able to initiate the stimulus signal generation
and record the data received.
The data will be automatically plotted on the screen for the user to mon-
itor. The plotting rate is set at 20 samples per second. The maximum
recording time is 20 minutes. The user can stop the experiment at any time
by clicking the stop button. Immediately, a dialog window pops up to ask
the user if the data should be stored on the computer. The displayed data
will be stored on the local computer with the file name and the location that
user inputs after the Yes button is clicked.
Figure 5.2: Screen shot of the software interface
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5.3 Implementation and Integration
Figure 5.2 presents the software interface. As seen in the picture, there is a
status window at the left-top of the interface. Any command/data packet
sent to the embedded control system will receive an acknowledgment message
for notification of success. The acknowledgment message will be displayed
in this window. The right-hand-side window is the plotting window where
the y axis is the voltage and the x axis is the sample number. The received
data, which is the digitized photodiode sensor reading, is just a 16bit integer
number. The real voltage is converted with the equation below:
V =
ADCreading
65535
Vref
where ADCreading denotes the 16bit raw register reading, and Vref denotes
the reference voltage. In this design Vref = 4.5V.
At the bottom of the left-hand-side of the interface, we can find the fre-
quency and duty cycle column. Four frequencies are supported by the soft-
ware: 20Hz, 40Hz, 60Hz, and 80Hz. The duty cycle also has four choices:
20%, 40%, 60%, and 80%. Once the correct frequency and duty cycle are
selected, the user can click the set button to send the command packet to
the embedded control system for configuration.
Figure 5.3: (a)The whole system integration, (b) The running desktop
software, (c) The photodiode amplifier and embedded system board
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Figure 5.3 shows the a photograph of the whole stimulus/recording system.
Figure 5.3(a) presents an overview of the whole system while in operation.
Figure 5.3(b) shows the software and figure 5.3(c) shows the embedded con-
trol system and the photodiode amplifier while both are connected. The
whole system functions as specified.
5.4 Conclusion
In conclusion, the design, implementation, and integration of the whole stim-
ulus/recording system are discussed in this chapter. The software is devel-
oped using C++ in the QT framework and is fully distributable on Windows
7/10 operating system. The whole stimulus/recording system is integrated
and tested in vitro. The result shows that the system is functioning as spec-
ified.
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CHAPTER 6
CONCLUSION AND FUTURE WORK
6.1 Conclusion
In summary, the stimulus/recording system for optogenetics has been de-
signed, fabricated, and tested in vitro. The in-vivo test is ongoing. Design-
ing both the photo-diode amplifier and the LED driver has been discussed in
chapter 3. The amplifier is designed to attach to the implantable photodiode
sensor and micro-LEDs. A PSPICE simulation is conducted to verify that
the design meets the project specifications. Both the photodiode amplifier
and the LED driver have been fabricated, assembled, integrated, and tested.
Design and implementation of the embedded control system are discussed
in chapter 4. Five circuit blocks have been successfully implemented. A low
power, 16bit microprocessor from Texas Instruments is chosen for the control
unit. The USB communication block is implemented with a serial-to-USB
converter chip from Silicon Labs. A 16bit ADC chip with maximum sampling
rate of 250KSPS is selected for digitizing the analog output of the photodi-
ode amplifier. The reference voltage generation circuit employs a precise,
low-noise reference voltage generation chip, REF5045, and two OpAmps to
mitigate voltage drift and avoid interference. The modulation signal gener-
ation circuit is implemented with an opto-relay and a regular NMOS switch
to bridge the mismatch between LED driving line and the modulation signal.
The firmware is designed based on layer abstraction methodology. The
firmware is implemented in four layers: the hardware layer, the driver layer,
the protocol layer, and the application layer. Each layer packs functions and
provides ports to the layers above and below.
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A four-layer PCB layout is carried out with Cadence Allegro software. A
total of 97 components including resistor, capacitor, IC chips, headers, but-
tons, etc. are placed on the top and bottom of the PCB board. A full board
testing is also conducted to verify that the board is functioning as specified.
The desktop control software, which is fully distributable on the Windows
7/10 operating system, is developed using C++ in the QT framework. The
whole stimulus/recording system is integrated and tested in vitro. The result
shows that the system is functioning as proposed.
6.2 Future Work
Improvements should be made to the photodiode amplifier. As discussed,
the photodiode amplifier is designed to fit in a small PCB board which is
then glued on the animal. The power supply to the amplifier and data
communication relies on a bundle of long flexible wires. Those wires will
inevitably introduce noise to the signal processing unit, regardless of how
much effort is spent to handle the issue. Therefore, a wireless channel would
be an excellent choice to make the system more robust and precise.
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APPENDIX: SCHEMATICS OF
EMBEDDED CONTROL SYSTEM
Figure A.1: Schematic of control block
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Figure A.2: Schematic of ADC block
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Figure A.3: Schematic of LED driving block
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Figure A.4: Schematic of power block
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